RC Extraction

of an Inverter Circuit



Under Guidance of Dr Samiha Mourad & Dr Shoba Krishnan Date of Last Revision: February 1, 2010



Table of Contents

1. Objective	3
2. Setup & Preparation	5
3. Launching IC Studio	5
4. Opening the project	7
5. Parasitic Extraction	
6. Post-Layout Simulation	
7. Running the Simulation	
Caro	
Satta	





1. Objective

This tutorial shows a step-by-step procedure for parasitic extraction and post-layout simulation of a simple digital inverter cell.



The following schematic was drawn in a previous tutorial:





Beport Window X: -37.000 Elle Add Edit Sei Help ADK Y: 41.000 DX: -37.000 Q Q ≧ Select: 0
H ⊢ Layer: Via style: 1 Width 💽 🏷 🔅 🖨 🔿 🏟 🖓 🔍 🖳 🖽 Error: 💌 Status Erro mc035 AS AV AF COMM...1 METAL...2 METAL...3 METAL...4 ANALOG6 BB_PAD 7 MARKER8 METAL...10 METAL...11 P_HIGH...21 . 🔽 ✓ Path
✓ Text
✓ Shap ✓ Arr ✓ Ov ✓ Pir ✓ De Mouse: L: Full Selection M: \$start_stroke() R: View Area

The layout associated with this circuit was drawn in the second tutorial:



Copyright©2010



4

2. Setup & Preparation

The set of directives listed below is applicable to users of the *Engineering Design Center at Santa Clara University*. If you are working in a different environment please check with your system administrator.

, to

The steps below are necessary only for the first time to setup the Mentor Graphics environment by changing the settings in your .profile file. Add the following lines in your .profile:

setup mentor-2008.1
alias swd="export MGC_WD=\'pwd\'"

Satt

Remember to execute

\$. profile





3. Launching IC Studio

On the command line

- To Create a directory to contain your projects type: "mkdir Tutorial"
- To change the current directory to Tutorial type: "cd Tutorial".
- To open ICSTUDIO type: "icstudio".

This launches the ICStudio window shown below.







6

4. Opening the Project

To create a project the follow the three steps given below:

1. Opening icstudio and opening the project

On the ICStudio Window

- Click File -> Open -> Project to create a new project.
- Enter the **Project name** (e.g vlsi_tutorial) and the **Project Location**
- Click **Open** in the **Open Project** pop-up window
- When the project opens, double-click on the **Layout** view to launch ICStudio and view your circuit layout.

III NX - asharan@nova14.dc.engr.scu.edu:1	003 - MentorGraphics	
-	ICstudio - Project VlsiTutorial	
Eile Edit Iools Help		
😂 🖉 🕺 🖻 🛝 🗙 🔡 🖗		
Selected: Demo_Inverter / Inverter / L	ayout	
Library	Cell	
Demo_Inverter	Inverter	
- Commlib_RF		
H- MGC_IC_DEVICE_LIB		
	Open Project	
H- MGC_MACROLIB	Look in: 🔄 udent/asharan/workdir 💌 📎 🖕 🔁 🖀 🐨 💽	
	📴	
	A MixedSignalTutorial.proj	
	s". VisiTutorial.proj	
	File name: VlsiTutorial.proj Open	
	File type: AProjects (*.proj)	
	Schematic	
	TE SAMPOT	
1		
11		<u> </u>
// WARNING: Font loading failed, F	'lease see the following notes for more information.	
// NOTE: Xserver = 'nd	iva14',	-
// NOTE: font name = 'ic	c.icons',	×
Slog 🖓 IC Station		





7

5. Parasitic Extraction

After completing the DRC and LVS checks, we can proceed to extract parasitic capacitances and resistances of the actual layout.

- Click Tools > Run PEX
- Check the box Export from Schematic Viewer under Inputs
- Click **Run PEX**

The extraction should run, producing a PEX netlist like the one below:

= File Viewer - /users/student/rwhite/mac/research/cbsc.pro
<u>F</u> ile <u>E</u> dit <u>O</u> ptions <u>W</u> indows
<pre>* File: inverter pex.netlist * Created: Mon Feb 25 12:18:16 2008 * Program "Calibre xRG" * Version "v2006.2_38.31" * include "inverter pex.netlist.pex" .subckt inverter IN GROUND VDD OUT * * OUT OUT * VDD VDD * GROUND GROUND * IN IN MI N_OUT M1_d N_IN_M1_g N_GROUND_M1_S N_GROUND_M1_b nch L=4e-07 W=1.2e-06 + AD=1.68e-12 AS=2.16e-12 M4 N_OUT M4_d N_IN_M4_g N_VDD_M4_s N_VDD_M4_b pch L=4e-07 W=3.6e-06 AD=5.04e-12 + AS=6.48e-12 * .include "inverter.pex.netlist.inverter.pxi" * ends * *</pre>
Edit Row 1 Col 1



6. Post-Layout Simulation

After successful layout and verification, we would like to re-simulate our circuit including all of the parasitic capacitances and resistances generated by the PEX tool. We will import the generated PEX netlist back into ICStudio as a SPICE file.

On the ICStudio Window

- Click **File -> New -> View** and select **Spice** as the view type
- Enter a name such as Inverter-PEX, and click Finish

-	Create New View	Y
View Typ	e	
Library Name:	VLSI	
Cell Name:	inverter-PEX	
View Type:	⊀ Spice 💌	
Options —		
View Name:	Spice	
🕜 <u>H</u> elp	< Back Next > [Finish] Cancel	

- From the menu, select **File > Insert File**
- Go to the calibre directory of your current project: This path will typically be something like:

~/mgc/VLSItutorial.proj/Inverter.lib/default.group/layout.views/inverter/inverter.cal/

• Select the file: "inverter.pex.netlist"





The Netlist should appear as shown below:



We need to make a few changes to complete a proper Spice Netlist:

- First, delete the last two lines of the file : (.subckt Inverter-PEX_Spice & .ends Inverter-PEX_Spice)
- Now, at the top of the netlist, where the subcircuit name is given as "inverter", change "inverter" to Inverter-PEX_Spice
- The next change is to enter the full paths for the two **.include** statements: Change the following lines to reflect your actual path:

.include "inverter.pex.netlist.pex" .include "inverter.pex.netlist.INVERTER.pxi"

These lines should change to :

.include

"~/mgc/VLSItutorial.proj/Inverter.lib/default.group/layout.views/inverter/inverter.cal/ inverter.pex.netlist.pex"

.include

"~/mgc/VLSItutorial.proj/Inverter.lib/default.group/layout.views/inverter/inverter.cal/ inverter.pex.netlist.INVERTER.pxi"





Note: Please use your actual path – the above changes will probably be different for your path.

The completed netlist looks like this:







7. Running the Simulation

- From ICstudio, create a new schematic view, and instantiate the Inverter-PEX cell.
- Add a VDD DC supply voltage source and a PULSE voltage source for the input.
- Enter simulation mode and Run the simulation



• Plot the resulting data with EZWave to see the performance of the circuit including parasitics:

