Layout and Layout Verification

of an Inverter Circuit



Santa Clara University

Department of Electrical Engineering

By Piyush Panwar

Under Guidance of Dr Samiha Mourad Date of Last Revision: August 7, 2010

Copyright©2006



Table of Contents

1. Objective	
2. Setup & Preparation	4
3. Launching IC Studio	5
4. Opening the project	6
1. Opening icstudio and opening the project	6
2. Opening Layout Cell	6
5 Drawing the Layout	9
1. Actual Inverter Layout	10
6. Adding Well Ties	17
7. Making Ports	20
8. Save/Reserve Cell	






1. Objective

This tutorial shows a step-by-step procedure for creating a custom (manual) layout of the inverter schematic that you created in Schematic entry tutorial. The final schematic is shown in the figure below.

It also helps you verify your layout by using the IC Station physical verification tools Calibre to perform simple DRC (Design Rule Check), and LVS (Layout vs Schematic) check.







2. Setup & Preparation

The set of directives listed below is applicable to users of the *Engineering Design Center at Santa Clara University*. If you are working in a different environment please check with your system administrator.

The steps below are necessary only for the first time to setup the Mentor Graphics environment by changing the settings in your .profile file. Add the following lines in your .profile:

setup mentor-2008.1
alias swd="export MGC_WD=\'pwd\'"

Remember to execute

\$..profile






3. Launching IC Studio

On the command line

- To Create a directory to contain your projects type: "mkdir Tutorial"
- To change the current directory to Tutorial type: "cd Tutorial".
- To open ICSTUDIO type: "icstudio".

This launches the ICStudio window shown below.





4. Opening the project

To create a project the follow the three steps given below:

1. Opening icstudio and opening the project

On the ICStudio Window

- Click **File -> Open -> Project** to create a new project.
- Enter the **Project name** (e.g vlsi_tutorial) and the **Project Location**
- Click **Open** in the **Open Project** pop-up window

IM NX - asharan@nova14.dc.engr.scu.edu:1003 - Mento	rGraphics
	ICstudio - Project VlsiTutorial
Eile Edit Icols Help	
😂 🖉 X 🖻 ® × 😫 🗗 🐶	
Selected: Demo_Inverter / Inverter / Layout	
Library	Cell
	1 Inverter
⊕- © MGC_DESIGN_KIT	1 Test_inverter
⊕MGC_IC_COMMLIB_QS ⊕MGC_IC_COMMLIB_RF	
B- MGC_IC_DEVICE_LIB	
H MGC_IC_GENERIC_LIB	
. MGC_IC_SOURCES_LIB	Open Project
Here MGC_IC_VERILOG_LIB	n: 🔄 udent/asharan/workdir 🔽 🔖 🗢 🗈 💣 🖭
	edSignalTutorial.proj
4°5 VIS	iTutorial.proj
	,
File n	ame: VlsiTutorial.proj Open
	'iew
_ File <u>t</u>	ype: 💑 Projects (*,proj) 🔽 Cancel
	Schematic
	🖻 Symbol
// // WARNING: Font loading failed. Please see t	the following notes for more information.
// NOTE: Xhost = 'nova14',	
// NOTE: Xserver = 'nova14', // NOTE: font name = 'ic.icons',	
// NOTE: font name = 'ic.icons',	
5 Log 🏂 IC Station	

2. Opening Layout Cell

- **Right click** on the name of the **Schematic** you entered (eg.; Inverter) and click **New View.**
- Select View Type as Layout.
- Click Finish.

Copyright©2006





IN NX - asharan@nova14.dc.engr.scu.edu:1003 - MentorGraphics	
- ICstudio	- Project VlsiTutorial
Eile Edit Iools Help	
Selected: Demo_Inverter / Inverter	Cell
Library	0 Inverter
∯- 🕞 MGC_DESIGN_KIT	1 Test_inverter
e-CaMGC_IC_COMMLIB_QS e-CaMGC_IC_COMMLIB_RF	
∯- @MGC_IC_DEVICE_LIB	Create New View
Grade C_IC_SOURCES_LIB Grade C_IC_VERILOG_LIB	
E-CaMGC_MACROLIB	verter
Cell Name: Inverter	· · · · · · · · · · · · · · · · · · ·
View Type: 🕮 Layou	it 💌
Options	· · · · · · · · · · · · · · · · · · ·
View Name: Layout	
	en
- OHEP Kack	Next > Einish Cancel
<u> </u>	
// // WARNING: Font loading failed. Please see the following n	
// NOTE: Xhost = 'nova14',	Stes for more information.
// NOTE: Xserver = 'nova14', // NOTE: font name = 'ic.icons',	
🖉 Log % IC Station	

The following window will open wherein you can draw your schematic layout.






<u>A</u> dd <u>E</u> dit	<u>S</u> elect <u>V</u> iew <u>C</u>	connectivity <u>T</u> ools	Setyp <u>R</u> eport <u>W</u> ind	low <u>H</u> elp AD <u>K</u>									
差 🖺	<u>a</u> a a	🚔 Select: 0	X:	Y:	DX:	DY:							
🔄 Width:		Layer:	✓ Via style:		1								
						rter / Layout > Demo	Inverter / Inverter /	Lavout (i)(GE-E)				COMMENT	-
									 	 	-	tsmc035	
												AS AV AF	
												COMM 1	
												METAL 2 METAL 3	
												METAL 4	ĩ
												ANALOG6	
										•••••		BB_PAD 7 MARKER 8	
												METAL 10	
												METAL 11	
												P_HIGH21 N_HIGH22	
												MEMS23	
												MEMS24	
												CONTA25 PADS 26	
											(x_1, x_2, \dots, x_n)	SILICID 29	
												VIA3 30	
												METAL4 31	
												VIA4 32 METAL5 33	
												HI_RES 34	
											(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	P_WELL 41	
												N_WELL 42 ACTIVE 43	
												P_PLUS44	
												N_PLU 45	
												POLY 46 CONTA47	
												CONTA47 CONTA48	
												METAL1 49	
												VIA 50	
												METAL2 51 OVERG52	2
												CONTA55	
												ELECT 56	
												BURIED57 PBASE 58	
												CAP_W59	
												Thick_A60	
												VIA2 61 METAL3 62	
												DIFFUS111	
												METAL 149	9
												METAL 151 METAL 162	
												METAL 162 METAL 163	
												METAL 164	4 🔳
												-	
												∀ Path	₹/
												✓ Text ✓ Shape	₹C ₹F
4												✓ Snape ✓ Instance	

Note: Before you make any changes to your work, make sure your work is in the 'Edit' mode.





5 Drawing the Layout



For this Click File> Enable editing > Current Context

NOTE: The layout will not be automatically drawn for you. You need to draw it on your own through scratch. The above figure is just for illustration. How to enable editing mode.






1. Actual Inverter Layout

Now that we are familiar with basic editing commands, lets start with the layout of the inverter.

Note: In the working space, one unit is equal to one Lambda (λ). (refer to the cursor coordination on the window frame). If you follow the Lambda rules for TSMC0.35u technology, the smallest feature size will be $2\lambda = 0.4u$ (for poly width and contact size). Therefore we have $1\lambda = 0.2micron$

- To Create the NMOS with 0.4 micron length and 1.2 micron width:
 - Click ACTIVE(43) on RHS of the window.
 - Click **Draw Rectangle** on the LHS of the window and draw a $6\lambda X6\lambda$ square of layer 43.
 - ο Next create CONTACT_TO_ACTIVE (48) $2\lambda x 2\lambda$ Square.
 - Next create 6λ x6λ METAL1 Square for Contact.

. The result should look like in the following figure.



• Select both the shapes and Click Edit> Copy> Selected

Copyright©2006






- Next Click Edit> Paste
- Place all these shapes beside the original ones with 4λ spacing. They are source and drain contacts.
- Create $6\lambda \ge 16\lambda$ ACTIVE (active area) to cover exactly source and drain metal contact.

Next

- To Make the PMOS:
 - Click **ACTIVE(43)** on RHS of the window.
 - Click **Draw Rectangle** on the LHS of the window and draw a $6\lambda X6\lambda$ square of layer 43.
 - Next create **CONTACT_TO_ACTIVE** (48) $2\lambda x 2\lambda$ Square.
 - ο Next create 18 λ x6 λ METAL1 Square for Contact.
- Note: Distance between the NMOS and the PMOS should be at least 13λ




- Select all the shapes and Click Edit> Copy> Selected
- Next Click Edit> Paste

Copyright©2006

University




- Place all these shapes beside the original ones with 4λ spacing. They are source and drain contacts.
- Create 18λ x 16λ ACTIVE (active area) to cover exactly source and drain metal contact.



- Next create a $41\lambda X 2\lambda$ poly between the drain and source contacts for NMOS and PMOS.
- Add 22λ x 20λ P_PLUS_SELECT for PMOS and 10λ x 20λ N_PLUS_SELECT for NMOS.
- The spacing between N_PLUS_SELECT and P_PLUS_SELECT should be kept at least 9λ for correct NWELL and PWELL spacing as shown below.








Note: It is always better to add as many CONTACTS as possible to reduce the contact resistance. So add 3 contacts in the Source area of PMOS (with 3λ distance in between the contacts) and 4 contacts in the drain area of PMOS (with 2λ distance in between the contacts) as shown in the adjacent figure.

Note: As per the design rules of TSMC0.35, minimum separation between two contacts should be 3λ .

• Add $30\lambda \ge 28\lambda$ NWELL for PMOS and $18\lambda \ge 28\lambda$ PWELL for NMOS. The spacing between NWELL and PWELL should be at least 1λ .







• Add METAL1: to form Vdd (power wire) and GND (ground wire). Note that METAL1 should have at least 3λ width and 3λ spacing (METAL1 to METAL1 spacing).


• Now, connect PMOS-source to Vdd and that of NMOS to GND with METAL1. (Use 'Notch' – For this select the shape you want to notch or connect and click **Edit-> Notch** – Use your **Left Mouse Button** to alter Move the shape as desired and when you are done press **Escape**)

• Connect the drains of both transistors by METAL1, to get OUTPUT net of the inverter.





The figure when you have notched the Vdd, GND and POLY would look as under:








6. Adding Well Ties

- Use Notch to extend the left hand side edges of WELL, ACTIVE (active area), and METAL1 of the SOURCES of both NMOS & PMOS by 8λ.
- Add N_PLUS_SELECT inside NWELL and P_PLUS_SELECT inside PWELL. Also add contacts to both N_PLUS_SELECT and P_PLUS_SELECT with 3λ spacing..
- Notice that the PMOS's source is connected to Vdd and NMOS's source is connected to GND. By connecting the body of the wells to the sources through metal1 we are connecting the NWELL to Vdd and the PWELL to GND.



The final figure when you have notched the Vdd, GND and POLY would look shown:



:




7. Making Ports

We will use METAL1 for all ports, so the first thing we must do is route the POLY gate to a suitable METAL1 trace.

- Select **CONTACT TO POLY** (47) from the RHS layer palette.
- Create a $2\lambda \times 2\lambda$ square of **CONTACT TO POLY** on the left side of the POLY
- Select the POLY trace and use the **NOTCH** tool to surround the contact by 2λ on each side.
- Add a square of **METAL1** over the POLY/CONTACT TO POLY pad

The figure should look like the drawing below:








Labeling Ports:

- Click on the top Metal polygon (Drain of the PMOS) to select it.
- From main menu bar, select Connectivity -> Port -> Make Port:
- For the **Port Name**, enter **VDD**. Make sure the **Port Type** is **Signal and Direction** is **in**. Then click **OK**
- Repeat the steps above to assign GND, IN and OUT ports.

Note: 'GND' and 'IN' are of 'in' Direction while 'OUT' is of 'out' Direction.








- Select **METAL1.PORT** (2) on RHS of the window.
- Select, from main Menu Bar, Add -> Text
- Enter the label **VDD** and place the text object on the VDD metal line.
- Repeat for the **OUT**, **GROUND**, and **IN** metal lines.

Note: Be sure to label the GND port as GROUND. This name is required for the LVS check to work correctly.







8. Save / Reserve Cell

To save Cell:

• Select, from main Menu Bar, File -> Cell -> Save Cell

Note: After you save your work, the system will automatically set your work to 'Read-Only' mode. To set your work to 'Editable' mode, Click File> Enable Editing>Current Context

Your final cell should match the one shown below:

e <u>A</u> dd	<u>E</u> dit <u>S</u> elec	t <u>V</u> iew <u>C</u> o	nnectivity <u>T</u> ools	Setyp <u>R</u> eport !	Mindow <u>H</u> elp AD <u>N</u>		C Station, v	2000.1_2.2	- opon 1400)	Thoyact							
2	💾 🔍 🕅	عر هر او	Select: 0	X: 32.00	0 Y: 32.0	00 D	X: 8.000	DY: 23.000									
	Width:		Layer:	Via style:		(C. 4)											
	N 🔁 🎾		·														
		-			10.0	Dama Inc.	rter / Inverter / La	unut Down			CE E)					METAL1.POI	RT 20 st
-					10.0.	: Demo_inve	rter i inverter i La	yout > Demo_	inverter i invert	er i Layout (i)(02-2)				-	▲ tsmc035	
																AS AV AF	
																COMM 1 METAL 2	s 200
																METAL 3	
																METAL 4 ANALOG6	
																BB_PAD 7	
																MARKER 8 METAL 10	
																METAL11	22 s
																P_HIGH21 N_HIGH22	
										200						MEMS23	
							<u> </u>		•							MEMS24 CONTA25	
																PADS 26	
																SILICID 29 VIA3 30	
																METAL4 31	22
																VIA4 32 METAL5 33	
																HI_RES34	
																P_WELL 41 N_WELL 42	
																ACTIVE 43	
																P_PLUS44 N_PLU 45	-
																POLY 46	
					. 8	<u> </u>										CONTA47 CONTA48	
						. .	L			qua						METAL1 49	
										_						VIA 50 METAL2 51	
								· · · · · · · · · · · ·								OVERG52	98
																CONTA55 ELECT 56	
																BURIED57	
										J						PBASE 58 CAP_W59	
																Thick_A60	1992
																VIA2 61 METAL3 62	
										GROUND						DIFFUS111	1 🔳
																METAL 149 METAL 151	
																METAL 162	2 🔳
																METAL 163 METAL 164	
																I Path I Text	✓ An
	•		•	•	•	•	•	•	•	•		•	•	•	•	 Shape 	✓ Pin
•	L: Full Sel		M: \$start_s		R: View Area											 Instance 	▼De






9. DRC/LVS

To Run DRC:

File \rightarrow Cell \rightarrow Set Logic Source •

Mentor Graphics window Pops up Select → Schematic → OK








From Menu bar:

Click Calibre \rightarrow Run DRC

Calibre Interactive_nmDRC window pops up

Select Run DRC on left panel








LVS:

From Menu Bar:

Click on **Calibre** → **Run LVS**








Calibre Interactive _nmLVS eindow pops up

Select Run LVS (on left panel of window)







If your LVS pass out you get a smiley on the caliber_LVS RVE window as shown below.

Calibre Interacti	ive - nml	LVS : Inver	ter.lvs.ru	nset [/use	ers/studier	nt/ppanwar/vi	si_tutorial.proj/Demo_Inverter.lib/de	efaul		LVS Report File - lvs.report					
<u>Eile Transcript</u>	<u>S</u> etup							Help	Eile Edit Options Windows	F					
Bules Inputs Qutputs Run Control Transcript Run LVS	1 0 // 1 // 1 //	PERSISTEN QUERY DAT GRAND TOTA Calibre v Litho Lib:	C HIERA BASE = AL CPU COO8.2_ Copyc Copyc IS WORK WHICH	RCHICAL svdb T FIME = 0 33.26 v2008.2_ ight Men CONTAIN IS THE P	DATABASH OP CELL Wed Jul 33.26 V ator Orag All I S TRADE ROPERTY	= Inverter FIME = 2 L' 1 9 14:11:5 Wed Jul 9 phics Corpo Rights Rese SECRET AND OP MENTOR	db/Inverter.phdb HEAP = 0/7/8 NALLOC = 9/9/9) PDT 2008 4:10:57 PDT 2008 ation 1996-2008	T T Loi_tutorial.	88 22 72 88 88 22 88	Toyer		Set 0 Hotkeys off			
Start R <u>V</u> E	// I // I // I	Running o Running s Process II Starting	n SunOS 95_cal_): 1456 :ime: T	nova29 2008.2_3 ue Aug	5.10 Ger 3.26/pkg 3.13:30	neric_14290 gs/icv/pvt/	Calibre -novait -rve /users/s	er [/users/stude	SOURCE NAME: RULE FILE: CREATION TIME: CURRENT DIRECTORY: USER NAME: CALIBRE VERSION: HUPpenwarkyis_tutonal.pro/Der	lsi_tutorial. lsi_tutorial. 9 14:11:53 F SULTS	proj/Deno proj/Deno	Inver	e a e a	METAL4 Movf ANALOG6 svf BB_PAD 7 svf MARKE8 svf METAL10 Xovf METAL10 svf METAL10 svf METAL10 svf METAL10 svf METAL10 svf MEMS23 svf MEMS23 svf	
		7		ť		1 1	Input Files Source Netlist Output Files		iesults: Designs Match verter / Inverter		Edit Rov	w 1 C		no et No et	CONTA25 svf PADS 26 svf SILICID29 svf VIA3 30 svf METAL4 31 svf
5							Layout Netlist Extraction Report LVS Report				1 5			2° 4.	Path Array
a a											a 19			a: a	✓Text ✓Overflow ✓Shape ✓Pin ✓Instance ✓Device
											ж (с				Essy Edit
											· ·			5 Q	Edit Expert Edit CE/CBC Edit
									Discrepancy Inform	ation	ele e			ec a	DLA Layout DLA Device
n 9											t t			5. d	EC0 IC Session
- v - v											4 N			F = A	ICrules Instant DRC Short Checker
- 10 - 10 - 10							Guery Cell: Inverter			*				10 N.	ICtrace (D) ICtrace (M)
														a: a	Verifdp (DRC) Verifdp (LVS)
× •														a: 3	ICassemble Plan & Place
× •														91 (F	ICBlocks
 ₹	2			•	:	· ·	5 X X X		N 2 2 2	2 2 2 2	с с	1	e e		Place & Route ADK Edit
Message Area															▼ # ×
Note : Active viewpoint Note : Opening \$Demo Note : Beading version	Inverter/d	lefault.group/	ogic views.	/inverter/sci	hematic she	et1	eet1								
솔 Launch 🔺 T	ue Aug	3, 1:31 PI	A 💽	Те	erminal		HCstudio - Project visi_tute	IC Station v200	08.1_1.1 - Calibre Interaction	re - nmL' UVS Report File -	lvs.rep() Ca	libre - LVS	RVE : Invei	1	🗐 🗊



